rev.2.00, jul.16.2004, page 1 of 7 HD74BC540A octal buffers/line drivers with 3 state outputs rej03d0285?0200z (previous ade-205-031 (z)) rev.2.00 jul.16.2004 description the HD74BC540A provides high drivability and operation equal to or better than high speed bipolar standard logic ic by using bi-cmos process. the device features low power dissipation that is about 1/5 of high speed bipolar logic ic, when the frequency is 10 mhz. the device has eight inverter drivers with three state outputs in a 20 pin package. when g 1 and g 2 is low level, this drivers set up output is enable. features ? input/output are at high impedance state when power supply is off. ? built in input pull up circuit can make input pins be open, when not used. ? input is ttl level. ? wide operating temperature range ta = ?40 to +85c ? ordering information part name package type package code package abbreviation taping abbreviation (quantity) HD74BC540Afpel sop-20 pin (jeita) fp-20dav fp el (2,000 pcs/reel) function table inputs g g g g 1 g g g g 2 a output y lllh ll h l hxxz xh x z h : high level l : low level x : immaterial z : high impedance
HD74BC540A rev.2.00, jul.16.2004, page 2 of 7 pin arrangement (top view) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 v cc g 2 y1 y2 y3 y4 y5 y6 y7 y8 g 1 a1 a2 a3 a4 a5 a6 a7 a8 gnd absolute maximum ratings item symbol rating unit supply voltage v cc ?0.5 to +7.0 v input diode current i ik 30 ma input voltage v in ?0.5 to +7.5 v output voltage v out ?0.5 to +7.5 v off state output voltage v out(off) ?0.5 to +5.5 v storage temperature tstg ?65 to +150 c note: 1. the absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. recommended operating conditions item symbol min typ max unit supply voltage v cc 4.5 5.0 5.5 v input voltage v in 0?v cc v ouput voltage v out 0?v cc v operating temperature topr ?40 ? 85 c input rise/fall time * 1 t r , t f 0?8ns/v note: 1. this item guarantees maximum limit when one input switches. waveform: refer to test circuit of switching characteristics.
HD74BC540A rev.2.00, jul.16.2004, page 3 of 7 logic diagram y1 y2 y3 y4 y5 y6 y7 a 8 a7 a6 a5 a4 a2 a1 g 1 g 2 y8 a3
HD74BC540A rev.2.00, jul.16.2004, page 4 of 7 electrical characteristics (ta = ?40 to +85c) item symbol v cc (v) min max unit test conditions input voltage v ih 2.0 ? v v il ?0.8v output voltage v oh 4.5 2.4 ? v i oh = ?3 ma 4.5 2.0 ? v i oh = ?15 ma v ol 4.5 ? 0.5 v i ol = 48 ma 4.5 ? 0.55 v i ol = 64 ma input diode voltage v ik 4.5 ? ?1.2 v i in = ?18 ma input current i i 5.5 ? ?250 a v in = 0 v 5.5 ? 1.0 a v in = 5.5 v 5.5 ? 100 a v in = 7.0 v short circuit output current * 1 i os 5.5 ?100 ?225 ma v in = 0 or 5.5 v off state output current i ozh 5.5 ? 50 a v o = 2.7 v i ozl 5.5 ? ?50 a v o = 0.5 v supply current i ccl 5.5 ? 27.5 ma v in = 0 or 5.5 v all outputs is ?l? i cch 5.5 ? 2.5 ma v in = 0 or 5.5 v all outputs is ?h? i ccz 5.5 ? 2.5 ma v in = 0 or 5.5 v all outputs is ?z? i cct * 2 5.5 ? 1.5 ma v in = 3.4v or 0.5v notes: 1. not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. 2. when input by the ttl level, it shows i cc increase at per one input pin. switching characteristics (c l = 50 pf) ta = 25c v cc = 5.0 v ta = ?40 to +85c v cc = 5.0 v 10 item symbol min max min max unit test conditions propagation delay time t plh 3.0 6.0 3.0 7.0 ns see under figure t phl 3.0 6.0 3.0 7.0 output enable time t zh 3.0 9.0 3.0 11.0 ns t zl 3.0 9.0 3.0 11.0 output disable time t hz 3.0 8.0 3.0 10.0 ns t lz 3.0 8.0 3.0 10.0 input capacitance c in 3.0(typ) ? pf v in = v cc or gnd output capacitance c o 15.0(typ) ? pf v o = v cc or gnd
HD74BC540A rev.2.00, jul.16.2004, page 5 of 7 test circuit c = 50 pf l input v cc output open 7v 500 ? 50 ? scope g 2 g 1 a1 y1 v cc pulse generator z = 50 ? out see function table 450 ? * 3 notes: 1. c l includes probe and jig capacitance. 2. a2-y2 to a8-y8 are identical to above load circuit. 3. open: t plh , t phl , t zh , t hz 7v: t zl , t lz
HD74BC540A rev.2.00, jul.16.2004, page 6 of 7 waveforms-1 t plh t phl v oh v ol input a output y 10 % 0 v 1.5 v 90 % t f t r 1.5 v 1.5 v 3 v 10 % 1.5 v 90 % waveforms-2 v ? 0.3 v oh v + 0.3 v ol t zl 1.5 v t lz t zh 1.5 v t hz t f t r 90 % 1.5 v 10 % 90 % 1.5 v 10 % v oh v ol 0 v 3.5 v 3 v 0 v waveform ? a waveform ? b input g notes: 1. t r = 2.5 ns, t f = 2.5 ns 2. input waveforms: prr = 1 mhz, duty cycle 50% 3. waveform-a shows input conditions such that the output is ?l? level when enable by the output control. 4. waveform-b shows input conditions such that the output is ?h? level when enable by the output control.
HD74BC540A rev.2.00, jul.16.2004, page 7 of 7 package dimensions package code jedec jeita mass (reference value) fp-20dav ? conforms 0.31 g *ni/pd/au plating *0.40 ?0.06 0.12 0.15 m 20 10 1 *0.20 ?0.05 0.80 max 11 12.6 5.5 2.20 max 13 max 0 ? ?8 ? 0. 70 0.20 + 0.20 0.30 7.80 1.27 0.10 0.10 1.15 as of january, 2003 unit: mm
keep safety first in your circuit designs! 1. renesas technology corp. puts the maximum effort into making semiconductor products better and more reliable, but there is a lways the possibility that trouble may occur with them. trouble with semiconductors may lead to personal injury, fire or property damage. remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placeme nt of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. notes regarding these materials 1. these materials are intended as a reference to assist our customers in the selection of the renesas technology corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to renesas t echnology corp. or a third party. 2. renesas technology corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. all information contained in these materials, including product data, diagrams, charts, programs and algorithms represents i nformation on products at the time of publication of these materials, and are subject to change by renesas technology corp. without notice due to product improvement s or other reasons. it is therefore recommended that customers contact renesas technology corp. or an authorized renesas technology corp. product distrib utor for the latest product information before purchasing a product listed herein. the information described here may contain technical inaccuracies or typographical errors. renesas technology corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies o r errors. please also pay attention to information published by renesas technology corp. by various means, including the renesas techn ology corp. semiconductor home page (http://www.renesas.com). 4. when using any or all of the information contained in these materials, including product data, diagrams, charts, programs, a nd algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. renesas technology corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. renesas technology corp. semiconductors are not designed or manufactured for use in a device or system that is used under ci rcumstances in which human life is potentially at stake. please contact renesas technology corp. or an authorized renesas technology corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerosp ace, nuclear, or undersea repeater use. 6. the prior written approval of renesas technology corp. is necessary to reprint or reproduce in whole or in part these materi als. 7. if these products or technologies are subject to the japanese export control restrictions, they must be exported under a lic ense from the japanese government and cannot be imported into a country other than the approved destination. any diversion or reexport contrary to the export control laws and regulations of japan and/or the country of destination is prohibited. 8. please contact renesas technology corp. for further details on these materials or the products contained therein. sales strategic planning div. nippon bldg., 2-6-2, ohte-machi, chiyoda-ku, tokyo 100-0004, japan http://www.renesas.com renesas technology america, inc. 450 holger way, san jose, ca 95134-1368, u.s.a tel: <1> (408) 382-7500 fax: <1> (408) 382-7501 renesas technology europe limited. dukes meadow, millboard road, bourne end, buckinghamshire, sl8 5fh, united kingdom tel: <44> (1628) 585 100, fax: <44> (1628) 585 900 renesas technology europe gmbh dornacher str. 3, d-85622 feldkirchen, germany tel: <49> (89) 380 70 0, fax: <49> (89) 929 30 11 renesas technology hong kong ltd. 7/f., north tower, world finance centre, harbour city, canton road, hong kong tel: <852> 2265-6688, fax: <852> 2375-6836 renesas technology taiwan co., ltd. fl 10, #99, fu-hsing n. rd., taipei, taiwan tel: <886> (2) 2715-2888, fax: <886> (2) 2713-2999 renesas technology (shanghai) co., ltd. 26/f., ruijin building, no.205 maoming road (s), shanghai 200020, china tel: <86> (21) 6472-1001, fax: <86> (21) 6415-2952 renesas technology singapore pte. ltd. 1, harbour front avenue, #06-10, keppel bay tower, singapore 098632 tel: <65> 6213-0200, fax: <65> 6278-8001 renesas sales offices ? 200 4. re nesas technology corp ., all rights reser v ed. printed in ja pan. colophon .1.0
|
